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ABSTRACT 
In the fabrication of metal-oxide-semiconductor 
devices, the occurance of surface states has a signifi- 
cant influence on the final electrical characteristics. 
To insure a reliable and reproducible process, the fac- 
tors effecting the magnitude of the states are investi- 
gated.  The analysis is performed on test capacitors 
fabricated according to the basic process steps of the 
Silicon Gate technology modified to accomodate the 
titanium, paladium, gold interconnecting metallization. 
Combinations of times from five minutes to iour hours, 
ambients of 10/3 hydrogen to 10O/0 hydrogen, and tempera- 
tures from 400 C to 800 C are used to determine the 
critical annealing parameters. 
With a sufficient hydrogen atmosphere, a steady 
state value of N   with time is obtained regardless of 
ss D 
other parameter variations.  This makes time the major 
variable with temperature and ambients having secondary 
effects.  A number of time constants are associated rfith 
the variations of the process.  For a particular set of 
parameters the time constants are compared with the theo- 
retical diffusion times, proving that the annealing pro- 
cess is not diffusion limited.  The annealed affects are 
associated with the phenomena occuring at the silicon- 
oxide interface. 
A hydrogen ambient threshold is determined to 
exist between ^0%  and b0%  hydrogen in nitrogen.  Below 
this threshold the effects of the parameters behave 
differently.  The ~\0%  hydrogen is inadequate in terms 
of final N  values to properly anneal surface states, 
s s 
There also exists an optimum temperature range above 
and below which the fast state values increase.  This 
reinforces Kooi's model of the unstable Si-H bonds and 
accentuates the results of Castro and Deal. 
The effects of increasing the quantity of hydrogen 
constituents with increasing temperature is verified by 
a decrease in the N  values for the 5 minute anneal. s s 
This decrease is predicted by the equation for free- 
energy change.  For times greater than 5 minutes, the 
unstable Si-H bonds and an excess of hydrogen molecules 
dilute the results predicted by this equation. 
1.  Introduction 
Surface states, also called fast states, exist at the 
interface of the silicon substrate and oxide layer.  They 
are a result of disturbances in the periodic crystalline 
14-/ 2 lattice structure and can number between 10   cm for 
freshly cleaved silicon surfaces to 10  'cm for carefully 
prepared passivated samples.  If a potential is applied to 
the silicon surface, the energy states move with the valence 
and conduction energy bands.  V/hen the surface states pass 
through the fixed fermi level an exchange of charge occurs. 
This results in a change of the voltage drop across the 
oxide, and a distortion of the capacitance-voltage curves 
as shown in figure 1.   The voltage drop due to the surface 
state charge QQc5 and the silicon depletion layer charge Q 
is: 2 
Qss + QD 
V = _   c (!) 
o 
C is the gate to channel capacitance per unit area (F/cm~). 
Besides distorting the voltage drop across the oxide and 
silicon, the measured device capacitance, C , is also af- 
'  m 
fected.  The surface state capacitance, C   in figure 2, is 
parallel to G^,, the silicon depletion layer capacitance and 
in series with the oxide capacitance, C  .  The resulting 
ox -)
measured capacitance increases with the existence of fast 
states. The surface state resistance and capacitance ele- 
ments of figure 2 vary with bias voltage. Their distribu- 
tion is usually not uniform across the energy gap. 
Balk demonstrates that the fast states per square 
centimeter, N  , are significantly reduced by applying an 
aluminum layer over the oxidized slice and heat treating in 
a nitrogen atmosphere at 500 C.  This process is called 
"alneal."  Subsequent studies reinforce Balk's original 
theory that during the alneal some species of hydrogen are 
responsible for the reduction of fast states. 
Silicon Gate technology is important in the manufacture 
of MOS circuits, especially Random Access Memories.  The 
test vehicle used in this thesis parallels this technology, 
using titanium, paladium, and gold to contact the many in- 
dividual electrical devices.  The absence of aluminum re- 
quires the use of hydrogen gas annealing in place of the 
alneal process.  Little information exists describing the 
effects of time, temperature, and annealing ambient on the 
N  results of this structure. 
ss 
The Quasi-Static Capacitance-Voltage measurement is 
used in Section 2.2 to evaluate the fast states around mid- 
gap, 0.5 ev above the valence band.  The results are useful 
in understanding the mechanism of the annealing process. 
2.  Measurement of Surface States 
2.1 Evaluation Methods 
A number of methods are available to evaluate the 
4 
surface states of a MOS structure.  The most important are 
reviewed here. 
A high frequency capacitance technique is proposed by 
Terinan.   It involves measuring the capacitance voltage 
curve and comparing it to the theoretical one.  A graphical 
differentiation is required to determine a surface state 
distribution.  Also, the surface state charging time must 
be larger than the period of the testing frequency. 
5 
Goetzberger and Nicollian perfected a conductance 
technique.  It is the most detailed and accurate method to 
produce the MOS admittance as a function of bias and fre- 
quency.  It has the disadvantage of requiring a large 
number of measurements to obtain the surface state distribu- 
tion between midgap and the fermi level.  This limited 
energy range requires both "n" and "p" types of material 
to observe the distribution in a large part of the band gap. 
The Gray-Brown technique  shows the surface state 
density near the majority carrier band edge.  It requires 
measuring the MOS capacitance with respect to temperature 
gradients.  The method is limited at high temperatures by 
the oxide instability and at low temperatures by the ioniza- 
tion of impurities.  One disadvantage is the small area of 
the analyzed band gap. 
A low frequency method of measuring surface states, 
7 
conceived by Berglund,  maintains thermal equilibrium of the 
test device.  The surface state distribution is obtained 
over a large portion of the band gap.  A major disadvantage 
is in the physical measurement below five hertz where 
Berglund found Capacitance-Voltage dispersion. 
The use of a Quasi-Static capacitance voltage measure- 
ment is reported by Kuhn in 1969.   He obtains low frequency 
measurements of a MOS capacitor using a linear voltage ramp. 
The surface potential is measured, allowing for the deter- 
mination of the surface state distribution over a large 
part of the energy gap without graphical differentiation. 
Also, the possibility of combining high frequency and 
quasi-static curves to obtain fast state densities at mid- 
9 
gap with an accuracy of * 10  /cm   is especially at- 
tractive for analysis of large amounts of data.  Therefore, 
the quasi-static measurement technique is selected as most 
suitable for our analysis. 
2.2 Quasi-Static Method 
The Quasi-Static technique requires the measurement of 
the MOS displacement current in response to a linear 
voltage ramp as described in figure 3.  The displacement 
current 
i(v) = C(v) g (2) 
is a function of the MOS capacitance, C(v), and the voltage 
sweep rate, dv/dt, of the ramp generator.  The capacitance 
at any applied voltage can be determined if the displacement 
current, measured by an electrometer and the sweep rate are 
known. 
If an input voltage, V- (t), is applied to the circuit 
of figure 3, then the output voltage, V (t), is 
d V.  (t) 
V ft) = C(v)   V? ' ' (3) 
If the input voltage is a ramp function described by 
+ 
Vin (t) = Vl - oCt' W 
where V-, is a DC component and oC is a constant, the output 
voltage as a function of time is 
VQ (t) = + CJCRC (t) (5) 
It depends on the differential capacitance.  Therefore, 
the output voltage, V (t), corresponds directly to a plot . 
of C (v) versus V. 
The surface state distribution as a function of surface 
potential, N _ O^s), is related to the surface state capaci- ss 
tance, C  , a function of surface potential, and to the 
elementary charge, q. N „ (^s) is given by 
s s 
7 
N ss 
&s)   - Css <»*)  _ ifcCVa) 
U   n 
11 - css <*"> 
ox 
(6) 
C(Va) is the measured MOS capacitance obtained from 
VC(Va) - VC  + ^ + Cssl (7) 
C  the oxide capacitance, farads per unit area, C  the 
ox - '  sc 
ideal low frequency semiconductor capacitance.  To validate 
equation (6), the thermal generation rate must be larger 
than the applied sweep rate.  R. Castagne  demonstrates 
that over a limited energy range, from accumulation to the 
onset of inversion (surface potential = 2 x fermi energy), 
the high frequency and quasi-static capacitance voltage 
curves are utilized to directly yield the surface states. 
The dispersion of the curves is related to the fast state 
distribution: 
N ss ss A 
ClfCox _ ChfCox 
Gox"Chf Cox~Clf 
(8) 
C-, f and C, ~ are the low frequency and high frequency capaci- 
tances respectivly at an applied voltage V0, A the capacitor EL 
area, and C  the oxide capacitance.  This expression does 
not require a knowledge of surface potential and is ideally 
suited for the proposed work at midgap where it is the most 
accurate. 
7 
Berglund' first suggested obtaining the surface 
8 
potential from low frequency capacitance-voltage curves in 
thermal equilibrium.  The low frequency (quasi-static) 
capacitance curve is integrated from strong accumulation, 
V   , to strong inversion, V.  . 
ace mv 
ace L  ox 
dVa + A (9) 
Eq. 9 yields the surface potential as a function of applied 
voltage to within one additive constant,A, that is obtained 
by first evaluating the integral in equation (9).  Its 
difference from the known band gap of 1.1 ev is divided 
then by 2, and the resulting value added to the surface 
potential, thus centering the measured range in the band gap, 
2.3 Testing Procedures 
The arrangement of the equipment for monitoring fast 
states is shown in figure 4.  The capacitance is measured 
by a Booton model 71A-R capacitance-inductance meter.  The 
test signal frequency is 1 MHZ, its level fixed at 15 mv 
rms.  The ramp voltage is supplied by a Hewlett Packard, 
Model 3310 B generator operating in the continuous mode. 
Sweep voltage is * 5«0v about a zero center point.  Sweep 
rates are capable of less than 5 millivolts per second to 
50 v/sec.  The operational amplifier measuring the dis- 
placement current is a Keithley 610 C electrometer, opera- 
ting in fast mode.  Rigid shielding between probe contact 
9 
and input of the electrometer reduced the spurious noise 
interfering with the measured curves.  The probe point is 
made of tungsten carbide, the wafers are mounted on a 
vacuum-thermal chuck and the x-y recorder is a Hewlett- 
Packard 135 AM. 
Several tests were conducted.  To assure a minimum 
contact resistance between the back of the test chip and 
the vacuum chuck, the device was biased into strong ac- 
cumulation to obtain the oxide capacitance.  If the con- 
tact is poor, the measured oxide capacitance is signifi- 
cantly less than the theoretical capacitance 
c„al = —^ do) c
K is the dielectric constant and €     is the permittivity of 
—14- free space equal to 8.86x10   F/cm.  The thickness of the 
oxide, d = 1150A, is obtained using a Perkin-Elmer ellipso- 
meter.  A is the field plate area. 
The theoretical capacitance is 460 pf and the measured 
capacitance 450 pf.  These values deviate only 2%  from one 
another verifying good ohmic contact. 
Nonequilibrium conditions can be present during low 
frequency capacitance voltage measurements.  Kuhn and 
11 Nicollian  discuss the effect of slice illumination under 
test, an excessive sweep rate, and a long silicon time con- 
stant.  The deviations result in a voltage shift and a peak 
10 
near weak inversion when sweeping from inversion toward ac- 
cumulation, or deep depletion when sweeping from accumula- 
tion toward inversion.  These effects are explained by 
field induced junctions and must be minimized to obtain ac- 
curate data.  Therefore, the test devices are probed in a 
light tight box surrounding probe and vacuum pedestal.  The 
sweep rate is reduced to 5 millivolts per second, but this 
is not sufficient to rid the curves of distortion caused by 
silicon time constants greater than 100 microseconds.  To 
obtain ideal curves, the devices are heated to 80 * 1°C. 
This increases the thermal generation rate over the dis- 
placement current as described by Kuhn and Nicollian.  With 
the heating of the substrate, the sweep rate is increased 
to 25 millivolts per second.  Some distortion is observed 
when the sweep is increased to 50 millivolts per second. 
5.  Preparation 
3.1 Test Vehicle 
To evaluate the effects of annealing on silicon gate 
technology, test capacitors are fabricated in the following 
manner.  A single crystal, Czochralski grown silicon sub- 
strate, ^111^ orientation, is phosphorus doped to produce 
an "n" impurity level of approximately 10 ^cm .  Over thi; 
substrate a thermal "gate oxide" is grown to a thickness 
of 1250 _ 50 A0 measured with a Perkin-Elmer ellipsometer. 
The oxide is then etched to 1150 * 50 A0 immediately prior 
to the deposition of the field plate, consisting of a "p" 
11 
dopant.  Finally, phosphorus pyrolytic oxide is deposited 
over the entire slice to insure ionic stability, and a 
window is cut through this oxide for contacting the field 
plate.  Temperature-bias, drift-studies were made on two 
slices from each group of test vehicles.  The temperature 
was 200°C, the bias 2x10 volts per centimeter, and the 
time at temperature and bias was one hour.  Twenty wafers 
representing the test group did not experience a flatband 
voltage drift from before to after test exceeding .08 
volts.  This demonstrates excellent stability.  After a 
window was cut into the oxide for access of the field plate, 
the annealing experiments are performed.  Good ohmic con- 
tact was assured by evaporating paladium on the field plate 
and sintering in an inert ambient, thus forming low re- 
sistive paladium silicide.  Figure 5 shows a cross sectional 
view of the resulting capacitor.  To insure good electrical 
contact between test chuck and substrate, a layer of 
aluminum, approximately 1000° thick, was evaporated on the 
underside of the test chip.  The field plate of the capacitor 
-2  2 is 1.73x10  cm .  Two advantages result from using a 
capacitor of this small size.  (1)  The displacement current 
-9 is in the range of 10  amperes, that is four orders of 
magnitude larger than the noise currents inherent in the 
test system.  (2)  The number of oxide defects per capacitor 
is reduced, thus avoiding premature voltage breakdown that 
would limit the availability of test devices. 
12 
5.2 Experimental Anneal Parameters 
To evaluate the contributions of various annealing 
parameters, a group of test devices have the annealing step 
omitted from the capacitor processing.  The fast states of 
these devices represent the process up to the annealing 
step.  They are compared to the fast states of those devices 
that underwent the annealing treatment. 
The effect of time at elevated temperature and ambient 
is investigated.  Annealing times range from five minutes 
to four hours.  From the curves of N  versus time, the 
ss ' 
activation energy of the hydrogen through the dual layer 
polycrystalline silicon-oxide structure is obtained.  The 
activation energy is then used to evaluate diffusion coef- 
ficients, establishing whether or not annealing of fast 
states is diffusion limited.  Also from the curves, an 
optimum annealing time is established indicating to what 
extent time is a factor in annealing operations. 
12 15 As stated by Castro and Deal,   Montello and Balk, ^ 
and theorized by Kooi,   an optimum annealing temperature 
is expected.  Temperatures investigated usually range from 
400 C to 600 C, sometimes also higher temperatures were 
applied. 
Finally, the reduction effect of hydrogen in the an- 
nealing ambient was investigated.  It was theorized  that 
ionic or atomic species of hydrogen are responsible for the 
annealing phenomenon.  The amounts of hydrogen released 
15 
under various conditions fluctuates and the decrease in the 
content of hydrogen is expected to show a similar increase 
of fast states.  To substantuate this theory, three 
ambients are used for annealing, 10$ and ^QP/o  hydrogen in a 
nitrogen ambient, and 100;o hydrogen.  Pure nitrogen was not 
] ? 
used because of significant studies already performed. 
The alterations of all the variables investigated here are 
shown in table I. 
3.3 Annealing Procedure and Equipment 
The annealing step is performed in a resistance heated 
furnace capable of controlling the experimental zone tem- 
perature to + 1/2 C.  A Quartz tube is inserted into the 
furnace with one end necked to accept fittings for the ap- 
propriate gases, the other end is open to accept the ex- 
perimental devices.  After the wafers are inserted into the 
furnace, an end cap made of stainless steel fits over the 
end of the tube completely sealing the system.  The wafers 
sit on a quartz boat with an attached quartz handle.  The 
handle fits through a "Swage Lock" fitting in the end cap 
allowing the resealing of the system after the wafers are 
positioned in the furnace.  About ten inches of the quartz 
tube at the end cap protrude from the furnace.  This part 
of the tube reaches a temperature of 180°C.  Temperatures 
in the hot zone are measured with a Platinum - Platinum 1C$ 
Rhodium thermocouple connected to a digital readout.  The 
14 
temperature in the holding zone is monitored using an Iron- 
Constantan thermocouple, more appropriate for lower tem- 
peratures.  The wafers, ready for a particular set of 
variables, hold in this end of the tube until it is flushed 
with nitrogen, expelling the oxygen and avoiding any mis- 
haps that might occur with the gas mixture.  The required 
hydrogen content is put into the tube and the wafers are 
inserted into the hot zone for the required annealing time. 
This method avoids the nitrogen purge problems that plagued 
12 Castro and Deal.   Each run received a five minute nitrogen 
pre-purge and a five minute nitrogen post-purge.  The post- 
purge is done after the required annealing rime has expired, 
and the wafers are pulled into the holding zone. 
The furnace and gas delivery system is constructed ac- 
cording to figure 6.  The mixture of gases, 10$ or 50/& of 
hydrogen in nitrogen according to volume is established using 
Brooks flow-rates model R-15-B for N2 and R-2-15-B for 
hydrogen.  Both nitrogen and hydrogen gases are obtained 
from liquid sources.  The moisture in the furnace, always 
reading less than 3 parts per million, is monitored by a 
"Meeko" moisture analyzer attached to the working tube. 
The hydrogen flow is held at two liters per minute while 
the nitrogen is varied to give the required 10$ or ^0% 
mixtures.  A pressure gauge is installed to check for pos- 
sible gas leaks that occurred during the assembly of the 
system and also to monitor any back pressure of the gases. 
15 
4.  Results and Proposed Models 
4-.1 Hydrogen Threshold 
Figures 7 through 9 display N  as a function of an- 
nealing time for all ambients.  Each figure is for a dif- 
ferent annealing temperature.  Although the N  values for 
the three ambients decrease with increasing annealing time, 
there are two separate and distinct trends.  The N  values 
ss 
of the 50$ and 100$ hydrogen ambients have a singular 
steady state value.  Considering N  differences due to 
° ° ss 
flucuations in the processing and experimental error, the 
final values from 4-00°C to 600°C at the end of 4- hours dif- 
fers by only 10 'cm .  This small difference for two 
hydrogen ambients indicates that the annealing time is a 
dominate factor in the process.  Given a sufficient initial 
hydrogen concentration, flucuations in hydrogen contents or 
annealing temperatures are insignificant.  The achievement 
of one single N  value for the 50$ and 100$ hydrogen 
ambients does not apply to the 10$ hydrogen atmosphere. 
After 4- hours of annealing, the resulting fast states are 
between 5x10  to 1011 greater than for the 50$ or 100$ 
values.  This difference between the two sets of curves 
indicates the existence of a hydrogen threshold between 10$ 
and 50$.  Belov; this value the fast states are not suf- 
ficiently annealed. 
4.2  Optimum Annealing Temperature 
In progressing from figure 7 to figure 9 the 10$ 
16 
hydrogen curve for N  decreases at 500°C and then rises 
again for 600 C.  Castro and Deal  reported an optimum an- 
nealing temperature somewhere in the range of 400°C to 
500°C for ambients of 100% nitrogen and 50$ hydrogen in 
nitrogen.  Later they noticed that the increase in fast 
states with an increase in temperature was associated with 
the nitrogen purge that preceeded and followed each ex- 
perimental run; the purge technique was modified in this 
work to avoid this influence.  Their observation leads to 
the conclusion that an insufficient hydrogen atmosphere 
results in an optimum annealing temperature.  Figure 10 is 
a plot of N  at midgap as a function of annealing times 
for various furnace temperatures using the 10% hydrogen 
ambient.  4-00 C is an undesirable temperature insufficiently 
annealing the surface states.  The other three temperatures 
all seem to approach a steady state value at about the same 
rate.  The outstanding result obtained from this figure 
occurs after four hours at temperature and ambient.  The 
N  value decreases from the 400°C curve to the 500°C 
ss 
curve and then increases at 600 C.  Finally, the N  value 
Jo S 
takes a large increasing step at 800°C. 
An optimum annealing temperature indeed appears at 
sufficiently long annealing times for 10% hydrogen.  Castro 
and Deal also observed that "shorter anneal times at a 
given temperature tend to give lower densities of fast 
12 
states."   Considering that this statement was based on 
17 
results adversly effected by the nitrogen purge, we can 
only substantiate their conclusion at 800 C between one 
hour and four hours where N  increases with time.  The 
ss 
existence of an optimum annealing temperature can possibly 
be explained by the theory of unsaturated bonds proposed 
by Kooi.   A single unpaired electron of a silicon atom 
bonded to three other silicon atoms can be considered an 
acceptor 
# » 
Si I Si I Si+ e   » Si : Si Z  Si 
• • • 0 
Si Si 
or the group of silicon atoms can be considered a donor by 
losing the unpaired election. 
Si i Si : Si   >    Si. Si . Si + e" 
• • • • 
*± $i 
Due to a probable misfit or lack of oxygen atoms, not all 
the valences of the silicon groups are saturated.  This 
gives rise to acceptor or donor states that communicate 
with the conduction or valence bands, respectively.  During 
the heat treatment in hydrogen, the atom combines with a 
number of these acceptor or donor states eliminating their 
enhancing effects on N 
H 
Si: Si: Si + 0H —*-  sir Si! Si 
• • . » 
Si Si 
18 
This basically explains the annealing of fast states in a 
hydrogen atmosphere.  Low temperatures probably do not pro- 
vide the energy necessary for formation of a sufficient 
number of bonds to anneal the surface states.  Increasing 
the temperature produces an increasingly unstable Si-H 
bond that eventually disintegrates, increasing the N 
values.  As a result, both temperature extremes produce un- 
saturated silicon bonds that contribute to increased sur- 
face states, thus there is a compromise between these 
temperatures where the N  is minimal.  This result only 
occurred for the lCfc hydrogen ambient after a sufficient 
time interval, the oehavior of 5C$ and 100?o hydrogen 
atmospheres was different.  The probability of producing 
unsaturated bonds in the presence of an extensive number 
of hydrogen atoms is smaller and the effects at high 
temperatures do not apply. 
A-.3 Time Constants 
Figures 11 and 12 each display for a single ambient 
a decrease in N  as a function of time for different 
ss 
temperatures.  These curves are approximated by a de- 
creasing exponential function, each curve having its own 
time constant.  The reduction in N  is possibly attributed 
to the chemical reaction occurring at the silicon oxide 
interface as theorized in section M-.2  or it may be the re- 
sult of a limited hydrogen diffusion through the dual layer 
19 
polycrystalline silicon-silicon dioxide structure. 
To establish the mechanism for the decrease in N  , 
ss' 
time constants for each set of annealing variations are 
compared to theoretical diffusion times.  The time con- 
stants of figures 11 and 12 were obtained by plotting 
these curves in a normalized form 
N    (t=00) = f(t) 
SSt
- (11) 
Nss^ 
in linear scale as shown in figure 13 for 400°C, 50°/> 
hydrogen.  The measured points are approximated by 
N
ssf = (l-e"t/r) 
*>
(12) 
t 
t is the annealing time, Y  is the time constant for the par- 
ticular curve. A plot of t/r as described by 
Nss(t) 
SS^ J       SSf 
and shown in figure 14 should produce a slope equal to 1/y  , 
the reciprocal of which will result in the time constant 
of 110 minutes.  For the other annealing variations en- 
compassing 400°C, 500°C, 600°C temperatures and 50°/o,   100$ 
hydrogen ambients, the corresponding time constants are 
displayed in table II. 
The time required for hydrogen to diffuse through 
20 
SiOp or Si can be approximated by ' 
d = 2TFDP (14) 
d is the resulting depth in v/hich hydrogen will diffuse in 
2   yk time t, D is the diffusivity constant equal to 3x10 /hr. 
for SiOp and 10^ /hr.  for Si at 400°C.  For an oxide 
thickness of 0.1 microns and a polysilicon thickness of 0.4 
microns, the time required for the diffusion of hydrogen 
according to equation 14 is a few milliseconds.  Since the 
measured time constants in table II are on the order of 
hours and the diffusion time is in fractions of seconds, 
the annealing results cannot be effected by a diffusion 
limited process.  The measured time constants must be a 
result of the chemical reactions at the interface. 
4.4 Effects of Etydrogen Constituents 
Several papers argue ' 'that species other than 
molecular hydrogen is responsible for the annealing of fast 
states.  A number of reactions take place with the silicon 
gate structure that would liberate atomic or ionic hydrogen 
H2 ^=^ 2H (15a) 
e" +H^H~ (15b) 
H ^=?  H ++e" (15c) 
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2 Si (polycrystalline)  + Hp^2 Si H   (15d) 
Si H z?± Si + H (15e) 
In these reactions and in others capable of producing the 
required species of hydrogen, there is a free energy 
-i o 
change, AF, associated with the reactions: 
AF = -RT In K (16) 
it depends upon a number of variables, R the universal gas 
constant, T the temperature, K the equilibrium constant of 
an ideal gas.  For the case of molecular hydrogen, Hp, 
disassociating into atomic hydrogen, H, according to 
equation 15a 
K
 ~ Wp (17) 
(H)  and (Hp) are the constituent mole fractions of each 
species of hydrogen in the equilibrium gas mixture. Hp 
equals 1 at one atmosphere.  Solving for the atomic con- 
situent using equations 16 and 17 results in 
(H)2 - H2 e -**/R* (is) 
The amount of atomic, or ionic hydrogen is directly 
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proportional to temperature.  To substantiate this theory 
a decrease in N0  as a function of temperature should be 
anticipated. Figures 15, 16, 17 are plots of N  as a 
function of temperature for various ambients, each graph is 
for a different annealing time.  Figure 15 is the most 
supportive of this theory.  For all three ambients at five 
minutes annealing time, the N  values decrease with in- 
ss 
creasing temperatures.  Observing the final values at 600°C 
and comparing this spread in N  to that at 500°C indicates s s 
that the initial percentage of molecular hydrogen is still 
the most influential.  Increasing the constituents with 
temperature is of secondary importance.  For increased 
annealing times, figures 16 and 17 lose the definitiveness 
of figure 15.  The 10$ hydrogen curves of figure 16 and 17 
show the influence of the unstable Si-H bond and the 50$ 
and 100$ hydrogen ambients are erratic in their N  changes. 
The 60 minute anneal time of figure 17 totally outshadows 
any effects of temperature and results in a zero slope. 
For the short annealing time of 5 minutes, the results 
of increasing the temperature are most dramatic and support 
the theory of hydrogen species effecting the anneal. As the 
time is extended, the unstable Si-H bond in the case of 10$ 
hydrogen and most probably an over abundance of hydrogen 
constituents in the case of 50$ and 100$ hydrogen ambients 
dissolve any effects of temperatures according to equation 
23.  This is apparent in figures 18, 19, and 20 where N 
ss 
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is plotted, for various annealing times, each graph is a 
different ambient. 
5.  CONCLUSION 
In order to properly anneal the fast states of the 
test capacitors, a minimum N  is desirable.  The optimum 
annealing conditions should be insensitive to pertubations 
that normally accompany manufacturing processes. 
Temperatures investigated indicate that above the 
hydrogen threshold, 400°C, 500°C, or 600°C all approach one 
single limiting value, not favoring any temperature. 
To guard against the effects of contaminating the 
annealing gas and reducing the hydrogen content, an optimum 
annealing temperature of 500 C, obtained for low hydrogen 
content, should be selected. 
The 10$ hydrogen content is undesirable because it in- 
sufficiently anneals surface states.  The selected ambient 
should have at least the minimum quantity of hydrogen 
corresponding to the hydrogen threshold.  5C$ and 100% 
hydrogen ambients show the same final annealing results. 
The gas mixtures above the threshold should then be chosen 
on the ease of use, i.e. 50/o hydrogen or less for safety. 
Annealing time, as major parameter is important. 
Having selected optimum temperature and ambient, the steady 
state value of N  is approached after at least 80 minutes 
of heat treatment.  If the annealing time is increased to 
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100 minutes, little if any deviations in N  will result. 7 ss 
A viable and reproducible process for annealing of 
fast states with hydrogen gas is obtained.  It requires a 
temperature of 500 C, ambient of 50$ hydrogen in nitrogen, 
and a time of 100 minutes.  This should reduce the final 
N  to the range of 2x10 'cm and fulfills the require- 
s s 
ment of insensitivity to variations of processing. 
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TABLE I 
ANNEALING VARIATIONS 
Annealing Ambient 
Annealing 
Temperature lO/o H2 50# H2 100# H2 
400°C 5 min. 5 min. 5 min. 
30 min. 30 min. 30 min. 
60 min. 60 min. 60 min. 
240 min. 240 min. 240 min. 
500°C 5 min. 5 min. 5 min. 
30 min. 30 min. 30 min. 
60 min. 60 min. 60 min. 
240 min. 240 min. 240 min. 
600°C 5 min. 5 min. 5 min. 
30 min. 30 min. 30 min. 
60 min. 60 min. 60 min. 
240 min. 240 min. 240 min. 
800°C 5 
30 
60 
240 
min. 
min. 
min. 
min. 
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TABLE     II 
TIME CONSTANTS 
50$ Hydrogen 
400°C = 111 minutes 
500°C 42 minutes 
600°C =  25 minutes 
100?^ Hydrogen 
400°C 46 minutes 
500°C 40 minutes 
600°C 10 minutes 
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